Form PTO 1449		U.S. DEPARTMENT	OF COMMERCE	ATTY DOCKET NO. 240586US2		SERIAL NO. 10/623,557			
(Modified)		PATENT AND TRAC							
		(O)	PEVE	APPLICANT					
LIST OF REFERENCES CITED BY APPLICANT Takashi IPPOSHI									
		Tro)	2 2 2003	FILING DATE		GROUP			
غ. کا ا				July 22, 2003		2822			
EVAMINED DOCUMENT U.S. PATENT DOCUMENTS									
EXAMINER		DOCOMENT	OCCIVIENT DATE NAME OF A		CLASS	SUB FILING DATE			
INITIAL		NUMBER			00.00	CLASS	IF A	PPROPRIATE	
	AA					ļ <u>.</u>			
	AB		,			<u> </u>			
	AC		ļ				ļ		
	AD					ļ	ļ		
·	AE								
	AF						<u> </u>		
	AG				ļ				
	AH	<u> </u>	<u> </u>						
	Al								
	AJ								
	AK							<i>.</i>	
	AL								
	AM				ļ	:			
	AN				<u> </u>		L		
FOREIGN PATENT DOCUMENTS									
		DOCUMENT DATE COUNTRY				TRANSLATION			
		NUMBER	NUMBER SATE COOKING			YES NO		. NO	
ME) AO	2002-134374	05/10/2002	JAPAN (corr. USSN 09/930,202)				X	
M	AP	7-335511	12/22/1995	JAPAN (with English extract)				×	
400	AQ					0		V=	
	AR								
	AS								
	AT				4				
	AU								
	AV								
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)									
Y. HIRANO, et al., IEEE International SOI Conference, pages 131-132, "BULK-LAYOUT-COMPATIBLE 0.18µm SOI-CMOS									
	AW								
THE		S. MAEDA, et al., IEDM, pages 129-132, "SUPPRESSION OF DELAY TIME INSTABILITY ON FREQUENCY USING FIELD							
X /X	_A X	SHIELD ISOLATION TECHNOLOGY FOR DEEP SUB-MICRON SOI CIRCUITS", 1996							
195		L-J. HUANG, et al., Symposium on VLSI Technology Digest of Technical Papers, pages 57-58, "CARRIER MOBILITY							
1	AY	AY ENHANCEMENT IN STRAINED Si-On-INSULATOR FABRICATED BY WAFER BONDING", 2001							
	AZ			Addi		tional References sheet(s) attached			
Examiner Will South					Date Considered 2/26/01				
*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.									